Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
f116cd69053c7a7405eeafdcbb0630994483c59d
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
sim_resetn.ys
blob: b9ab910ae6ef91c4ae807fd1c05e5fdd888ce480 [
file
]
read_verilog
../
top
.
v
proc
tee
-
o result
.
log sim
-
resetn we_a top