Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
verible
/
09a245fecede6f27898668debe97f338cff00956^2..09a245fecede6f27898668debe97f338cff00956
/
.
commit
09a245fecede6f27898668debe97f338cff00956
[
log
]
author
Henner Zeller <h.zeller@acm.org>
Fri Aug 14 16:20:14 2026 +0200
committer
GitHub <noreply@github.com>
Fri Aug 14 16:20:14 2026 +0200
tree
12478f66de6d357d911dc185a42ec1b42dd52197
parent
40357aa019e7bde71842f13a2db6dba9e44b4ca3
[
diff
]
parent
3792a2ff2a824fd358206021a978b01622ae17e3
[
diff
]
Merge pull request #2575 from wsnyder/io_real Fix `input real` and similar module declarations
