Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
verible
/
1daa8aedd5de66a159d86afe7b919f0c30e7f887
/
.
/
verilog
/
tools
/
lint
/
testdata
/
packed_dimensions.sv
blob: 5817fb30e9082b65deb0b3bcddb4faed313e64b1 [
file
]
// should be [3:0] according to style
logic
[
0
:
3
]
foo
;