Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
verible
/
64f93701fe39acc8776deebdc00a45a8bda3fd72
/
.
/
verilog
/
tools
/
lint
/
testdata
/
endif_comment.sv
blob: 50d23bcd83273464a2f8f7d84aaebdcea769b76f [
file
]
package
endif_comment
;
`ifdef FOOBAR
parameter int P = 4;
`
endif
endpackage
