verilog/tools/lint/testdata/module_begin_block.sv

module module_begin_block;
  wire foobar;
  begin   // LRM-invalid syntax
    wire barfoo;
  end
endmodule