verilog/tools/lint/testdata/long_line.sv

module long_line;
initial begin
  aaaaaaaaaaaaaaaaaaa[12341234] <= cccccccccccccccccccccccc + ddddddddddddddddd * eeeeeeeeeeeeeeeeee;
end
endmodule