Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
verible
/
848feebfe39b2005fdfe074acaa3d33e673c2257
/
.
/
verilog
/
tools
/
lint
/
testdata
/
one_module_per_file.sv
blob: ec1da9a0ec9033e4f6ab42aed41616c5750f1fa6 [
file
]
// Each file should have only one module
module
one_module_per_file
;
// module name must be the same as file name
endmodule
module
second
;
endmodule