Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
verible
/
848feebfe39b2005fdfe074acaa3d33e673c2257
/
.
/
verilog
/
tools
/
lint
/
testdata
/
truncated_numeric_literal.sv
blob: e547b2abb20e72f6cea96a880e38b224e4a63a21 [
file
]
module
truncated_numeric_literal
;
assign a
=
4
'h1F;
endmodule