Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
verible
/
b22d9c84a7927ad1a7c8185ae5b3f771098ca060
/
.
/
verilog
/
tools
/
lint
/
testdata
/
object_creation_name.sv
blob: 5a7ae27ffca88689d14a2a87ca18093fdb088d8e [
file
]
module
object_creation_name
;
initial
begin
// This is good
cool_driver_h
=
cool_driver
::
type_id
::
create
(
"cool_driver_h"
,
this
);
// This is bad
cool_driver_h
=
cool_driver
::
type_id
::
create
(
"not_cool_driver_h"
,
this
);
end
endmodule