Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
verible
/
b22d9c84a7927ad1a7c8185ae5b3f771098ca060
/
.
/
verilog
/
tools
/
lint
/
testdata
/
signal_name_style.sv
blob: fbd8bcda02958531439396fad336acccec937c42 [
file
]
// Expects module port 'helloWorld' to follow lower_snake_case naming convention.
module
signal_name_style
(
input bit helloWorld_i
);
endmodule