verilog/tools/lint/testdata/port_name_suffix.sv

// Expects module port 'hello_world' to follow end with _i
module port_name_suffix(input bit hello_world);
endmodule