verilog/tools/lint/testdata/suggest_parentheses_example.sv

module suggest_parentheses_example;
  assign foo = condition_a? condition_b? a : b : c;
endmodule