Sign in
foss-fpga-tools
/
third_party
/
verible
/
c428b43c153fa0708394d76824d00a0e94801683
/
.
/
verilog
/
tools
/
lint
/
testdata
/
generate-label-module-body.sv
blob: 683b7258fdc7d16823c0331940863519a17ab6de [
file
] [
log
] [
blame
]
// verilog_syntax: parse-as-module-body
// verilog_lint: waive legacy-generate-region
generate
if
(
foo
)
begin
baz bam
;
end
endgenerate
