Sign in
foss-fpga-tools
/
third_party
/
verible
/
dc17c1a8c97bbaf91018bff7b05ee3c64d445d9e
/
.
/
verilog
/
tools
/
lint
/
testdata
/
case_missing_default.sv
blob: a970ee40def65742e38acb03026e9a7ec5d6111f [
file
] [
log
] [
blame
]
// This case statement is missing a default case
function
automatic
int
foo
(
input bit
in
);
case
(
in
)
1
:
return
0
;
endcase
endfunction
