Sign in
foss-fpga-tools
/
third_party
/
verible
/
dc17c1a8c97bbaf91018bff7b05ee3c64d445d9e
/
.
/
verilog
/
tools
/
lint
/
testdata
/
generate_label_module.sv
blob: e9b30ae14c610c9a20c3b96364ebbdfbdc9d6f89 [
file
] [
log
] [
blame
]
module
generate_label_module
;
generate
if
(
foo
)
begin
baz bam
;
end
endgenerate
endmodule
