Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
verible
/
de1451db099c723095c4863751faa3e7c9f525db
/
.
/
verilog
/
tools
/
lint
/
testdata
/
disable_statement.sv
blob: a1429a054564cd783a0dd7b3a2ad9bf14bb66d6d [
file
]
module
disable_statement
;
initial
begin
fork
:
foo
begin
#6;
end
join_any
disable foo
;
end
endmodule