Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
verible
/
de1451db099c723095c4863751faa3e7c9f525db
/
.
/
verilog
/
tools
/
lint
/
testdata
/
unpacked_dimensions.sv
blob: 2cfbfe2823a888e4ca0999c6a78aa9b63d64136f [
file
]
// should be [0:3] or [4] according to style
logic foo
[
3
:
0
];