Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
verible
/
feee91a3108745aed8f2f3db16ab4b0ee8042096
/
.
/
verilog
/
tools
/
lint
/
testdata
/
tabs.sv
blob: 9d7490aaecc64e853b862535331524a6db920c5f [
file
]
module
tabs
;
// tabs bad!
endmodule
