Sign in
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
031e8d9a9ab5c0ccd1a84ad2d7e79d509f0eba6d
/
.
/
libsdcparse
/
test_sdcs
/
test5.sdc
blob: 10f237a171bb51825db64bb7bc53ee9fa9238988 [
file
] [
log
] [
blame
]
create_clock
-
period
0
*
