Sign in
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
0a8dcf10219ceecb9d0b3e304cd0e987faea9c17
/
.
/
abc
/
src
/
opt
/
res
/
module.make
blob: 52d8a3151108e46cfd9a4d65d261f8972b00c76c [
file
] [
log
] [
blame
]
SRC
+=
src
/
opt
/
res
/
resCore
.
c \
src
/
opt
/
res
/
resDivs
.
c \
src
/
opt
/
res
/
resFilter
.
c \
src
/
opt
/
res
/
resSat
.
c \
src
/
opt
/
res
/
resSim
.
c \
src
/
opt
/
res
/
resStrash
.
c \
src
/
opt
/
res
/
resWin
.
c
