Sign in
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
0a8dcf10219ceecb9d0b3e304cd0e987faea9c17
/
.
/
vpr
/
test
/
wire.eblif
blob: 996f1f9b5a944af7f8f1a8f4c199dd2697c03eeb [
file
] [
log
] [
blame
]
.
model top
.
inputs di
.
outputs
do
.
names di
do
1
1
.
end
