Sign in
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
0a8dcf10219ceecb9d0b3e304cd0e987faea9c17
/
.
/
vtr_flow
/
sdc
/
samples
/
A.sdc
blob: 10f237a171bb51825db64bb7bc53ee9fa9238988 [
file
] [
log
] [
blame
]
create_clock
-
period
0
*
