Sign in
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
0a8dcf10219ceecb9d0b3e304cd0e987faea9c17
/
.
/
vtr_flow
/
sdc
/
samples
/
singleclock_default.sdc
blob: 864f55fe6eccca4cdd401f07fcfc1071d19f926b [
file
] [
log
] [
blame
]
create_clock
-
period
0
*
set_input_delay
-
clock
*
-
max
0
[
get_ports
{*}]
set_output_delay
-
clock
*
-
max
0
[
get_ports
{*}]
