Sign in
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
0a8dcf10219ceecb9d0b3e304cd0e987faea9c17
/
.
/
vtr_flow
/
sdc
/
samples
/
stereovision3.sdc
blob: 432623e6f9ca1da0c17a5fbc85fc982ea0e081f0 [
file
] [
log
] [
blame
]
create_clock
-
period
10
*
set_clock_latency
-
source
2
-
late
[
get_clocks
{
clk
}]
