Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
2df20a2e7c1d22850378ddf1f06e2e1267f6bcf9
/
.
/
ODIN_II
/
SRC
/
include
/
output_blif.h
blob: 356e12e35566e96e6d4fd665c5ddd385bab903fc [
file
]
#ifndef
OUTPUT_BLIF_H
#define
OUTPUT_BLIF_H
void
output_blif
(
const
char
*
file_name
,
netlist_t
*
netlist
);
#endif