Sign in
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
36e8cddb8a1c9627d01f083c1393a1264597e427
/
.
/
vtr_flow
/
benchmarks
/
arithmetic
/
crit_path_and_minW.parserconf
blob: 366d11f888e8c05474944a5876b1a1e9bc3747e1 [
file
] [
log
] [
blame
]
critical_path_delay
;
vpr
.
crit_path
.
out
;
Final
critical path
:
(.*)
ns
min_chan_width
;
vpr
.
out
;
Best
routing used a channel width factor of
(
\d
+)
vpr_status
;
output
.
txt
;
vpr_status
=(.*)
error
;
output
.
txt
;
error
=(.*)