Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
502be5a4c669e5b6083d1d3d75ea0b57d2e3ae5c
/
.
/
vtr_flow
/
sdc
/
samples
/
B.sdc
blob: fc32aca2954c9849f6c413de5c52ee4a9b8cc102 [
file
]
create_clock
-
period
2
clk
create_clock
-
period
3
clk2
set_clock_groups
-
exclusive
-
group
{
clk
}
-
group
{
clk2
}
