Sign in
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
885327f5978017bcf3b89484bce34640754f3c9a
/
.
/
vtr_flow
/
scripts
/
spice
/
subckt
/
mux2.sp
blob: 305021d0f6f5d667653429c16a465e60a836663f [
file
] [
log
] [
blame
]
*
2
input mux
*.
subckt nfet drain gate source size
=
1
.
subckt mux2 in0 in1
out
sel0 sel1 size
=
1
X0 in0 sel0
out
0
nfet size
=
'size'
X1 in1 sel1
out
0
nfet size
=
'size'
.
ends
