Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
a2c37c91c9836429efe18a8bd6fd68bc656e32b7
/
.
/
ace2
/
blif.h
blob: 30cb3887aad1366cc96744f857d552dd37cde334 [
file
]
#ifndef
__ACE_BLIF_H__
#define
__ACE_BLIF_H__
void
blif_clock_info
(
char
*
blif_file_name
,
int
*
num_clks
,
char
*
clk_name
);
#endif