Sign in
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
b40a143cab901490aba51a3e526f4de6575675b0
/
.
/
libs
/
EXTERNAL
/
libsdcparse
/
test_sdcs
/
test5.sdc
blob: 10f237a171bb51825db64bb7bc53ee9fa9238988 [
file
] [
log
] [
blame
]
create_clock
-
period
0
*
