Sign in
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
bb5a5a809ec21879e4eefc197c134b11cd3ac80e
/
.
/
vpr
/
SRC
/
base
/
read_blif.h
blob: 593bf86950650acedd0255f5ab48571260cb2b88 [
file
] [
log
] [
blame
]
void
read_blif
(
char
*
blif_file
,
boolean
sweep_hanging_nets_and_inputs
,
t_model
*
user_models
,
t_model
*
library_models
);
void
echo_input
(
char
*
blif_file
,
char
*
echo_file
,
t_model
*
library_models
);