Google Git
Sign in
foss-fpga-tools / third_party / vtr-verilog-to-routing / bed3849427d1fcaec7c466a8326a30232278323b / . / ace2 / sim.h
blob: 177da78a02d1cff801e1c9d6c31de583c9e83ebc [file] [log] [blame]
#ifndef __ACE_SIM_H__
#define __ACE_SIM_H__
#include "ace.h"
void ace_sim_activities(Abc_Ntk_t * ntk, Vec_Ptr_t * node_vec, int max_cycles,
double threshold);
#endif