Sign in
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
ce5b915d66386587c5b3440c5d52ec71fb35296d
/
.
/
abc
/
src
/
opt
/
csw
/
module.make
blob: 501f92aa43d8266eefec13007155f5c9bd44d412 [
file
] [
log
] [
blame
]
SRC
+=
src
/
opt
/
csw
/
cswCore
.
c \
src
/
opt
/
csw
/
cswCut
.
c \
src
/
opt
/
csw
/
cswMan
.
c \
src
/
opt
/
csw
/
cswTable
.
c
