Sign in
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
ce5b915d66386587c5b3440c5d52ec71fb35296d
/
.
/
vtr_flow
/
sdc
/
samples
/
A.sdc
blob: 10f237a171bb51825db64bb7bc53ee9fa9238988 [
file
] [
log
] [
blame
]
create_clock
-
period
0
*