Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
e3ba50265c283643ce235ed2fba66f678da0124a
/
.
/
libs
/
EXTERNAL
/
libsdcparse
/
test_sdcs
/
test5.sdc
blob: 10f237a171bb51825db64bb7bc53ee9fa9238988 [
file
]
create_clock
-
period
0
*
