blob: 2e3fbb1a1ebd014435074b8a738506ab1589d89b [file] [log] [blame]
#
############################################
# Configuration file for running experiments
##############################################
# Path to directory of circuits to use
circuits_dir=benchmarks/blif/wiremap6
# Path to directory of architectures to use
archs_dir=arch/timing
# Add circuits to list to sweep
circuit_list_add=alu4.pre-vpr.blif
circuit_list_add=apex2.pre-vpr.blif
circuit_list_add=apex4.pre-vpr.blif
circuit_list_add=bigkey.pre-vpr.blif
circuit_list_add=clma.pre-vpr.blif
circuit_list_add=des.pre-vpr.blif
circuit_list_add=diffeq.pre-vpr.blif
circuit_list_add=dsip.pre-vpr.blif
circuit_list_add=elliptic.pre-vpr.blif
circuit_list_add=ex1010.pre-vpr.blif
circuit_list_add=ex5p.pre-vpr.blif
circuit_list_add=frisc.pre-vpr.blif
circuit_list_add=misex3.pre-vpr.blif
circuit_list_add=pdc.pre-vpr.blif
circuit_list_add=s298.pre-vpr.blif
circuit_list_add=s38417.pre-vpr.blif
circuit_list_add=s38584.1.pre-vpr.blif
circuit_list_add=seq.pre-vpr.blif
circuit_list_add=spla.pre-vpr.blif
circuit_list_add=tseng.pre-vpr.blif
# Add architectures to list to sweep
arch_list_add=k6_N10_40nm.xml
# Parse info and how to parse
parse_file=vpr_standard.txt
# Pass requirements
pass_requirements_file=pass_requirements.txt
script_params=-no_mem -starting_stage vpr -check_equivalent