Sign in
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
fe12d9429d71f7e8d3cff6eacf150ff37a523a14
/
.
/
abc_with_bb_support
/
simple.resyn2.blif
blob: 4f5bc1362775b7440f94de9dcd4842efc3c0612a [
file
] [
log
] [
blame
]
# Benchmark "simple" written by ABC on Mon Mar 28 13:40:47 2011
.
model simple
.
inputs top
^
clock top
^
reset_n
.
outputs top
^
value_out
.
latch n7 top
^
FF_NODE
~
3
0
.
names top
^
FF_NODE
~
3
top
^
value_out
1
1
.
names top
^
reset_n n7
1
1
.
end
