Sign in
foss-fpga-tools
/
third_party
/
vtr-verilog-to-routing
/
refs/heads/clock_modeling
/
.
/
vpr
/
src
/
pack
/
output_blif.h
blob: a68426466a2afbb1f9b381ba829bdacb8f6b30d2 [
file
] [
log
] [
blame
] [
edit
]
void
output_blif
(
const
t_arch
*
arch
,
const
char
*
out_fname
);