Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
yosys
/
03457ee13e36574add688a9c2c5c0641a4d6df05
/
.
/
tests
/
lut
/
map_xor.v
blob: 708a05789a3363e98fdb271c9e160da35715cbca [
file
]
module
top
(...);
input a
,
b
;
output y
;
assign y
=
a
^
b
;
endmodule