Sign in
foss-fpga-tools
/
third_party
/
yosys
/
32f0296df1b97ff5b3bcc442ac38f27a786947d6
/
.
/
tests
/
errors
/
syntax_err09.v
blob: 1e472eb94ae9d0283aecd18824b50d5e458ea338 [
file
]
module
a
(
input wire x
=
1
'b0);
endmodule
