Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
yosys
/
4bf8ac728cbebabf2333f2a15b9e52c6af8b806a
/
.
/
tests
/
lut
/
map_xor.v
blob: 708a05789a3363e98fdb271c9e160da35715cbca [
file
]
module
top
(...);
input a
,
b
;
output y
;
assign y
=
a
^
b
;
endmodule