Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
yosys
/
5603595e5c0efd2afc9ba810e6e5992e5d81d44c
/
.
/
examples
/
igloo2
/
example.sdc
blob: f8b487316adc3d3106ad57afb5cef2bf45cd291f [
file
]
# Add timing constraints here
create_clock
-
period
10.000
-
waveform
{
0.000
5.000
}
[
get_ports
{
clk
}]