Sign in
foss-fpga-tools
/
third_party
/
yosys
/
72d2ef6fd071a8b2b9e1a77ddab3a9d632aa0f3d
/
.
/
examples
/
intel
/
asicworld_lfsr
/
README
blob: ba365fabf8edb55fc9fa73bfad8011bb36d92910 [
file
] [
log
] [
blame
]
Source
of the files
:
http
:
//www.asic-world.com/examples/verilog/lfsr.html
Run
first
:
runme_presynth
Generate
output netlist
with
run_max10
or
run_cycloneiv
Then
,
check
with
:
runme_postsynth