Sign in
foss-fpga-tools
/
third_party
/
yosys
/
9204c444650ff1ca39ef206cf4a61545294f7549
/
.
/
manual
/
APPNOTE_011_Design_Investigation
/
foobaraddsub.v
blob: 0f277211d1c1803432b473e55279206e2123d012 [
file
] [
log
] [
blame
]
module
foobaraddsub
(
a
,
b
,
c
,
d
,
fa
,
fs
,
ba
,
bs
);
input
[
7
:
0
]
a
,
b
,
c
,
d
;
output
[
7
:
0
]
fa
,
fs
,
ba
,
bs
;
assign fa
=
a
+
(*
foo
*)
b
;
assign fs
=
a
-
(*
foo
*)
b
;
assign ba
=
c
+
(*
bar
*)
d
;
assign bs
=
c
-
(*
bar
*)
d
;
endmodule