Sign in
foss-fpga-tools
/
third_party
/
yosys
/
9204c444650ff1ca39ef206cf4a61545294f7549
/
.
/
manual
/
PRESENTATION_ExAdv
/
macc_simple_test_01.v
blob: 8391fb383dbb0d5aa30f8b18ed5bf89141e3da2f [
file
] [
log
] [
blame
]
module
test
(
a
,
b
,
c
,
d
,
x
,
y
);
input
[
15
:
0
]
a
,
b
,
c
,
d
;
input
[
31
:
0
]
x
;
output
[
31
:
0
]
y
;
assign y
=
a
*
b
+
c
*
d
+
x
;
endmodule