Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
yosys
/
979de95cf6a21aaa6f33cc3b20582333de6cf07d
/
.
/
tests
/
lut
/
map_xor.v
blob: 708a05789a3363e98fdb271c9e160da35715cbca [
file
]
module
top
(...);
input a
,
b
;
output y
;
assign y
=
a
^
b
;
endmodule