Sign in
foss-fpga-tools
/
third_party
/
yosys
/
a12fc783612f52aecdce6863e905dc245343a0ff
/
.
/
examples
/
gowin
/
demo.v
blob: 485fec97f4932038e22821c9724c14afe3200b10 [
file
] [
log
] [
blame
]
module
demo
(
input clk
,
output
[
15
:
0
]
leds
,
output unused
);
localparam PRESCALE
=
20
;
reg
[
PRESCALE
+
3
:
0
]
counter
=
0
;
always
@(
posedge clk
)
counter
<=
counter
+
1
;
assign leds
=
1
<<
counter
[
PRESCALE
+:
4
];
endmodule