Sign in
foss-fpga-tools
/
third_party
/
yosys
/
a12fc783612f52aecdce6863e905dc245343a0ff
/
.
/
tests
/
lut
/
check_map_lut6.ys
blob: 8a32e4d106bc681ad9320bae2310dc5af47e25c8 [
file
] [
log
] [
blame
]
chparam
-
set
LUT_WIDTH
6
top
simplemap
equiv_opt
-
assert
techmap
-
D LUT_WIDTH
=
6
-
map
+/
cmp2lut
.
v
design
-
load postopt
equiv_opt
-
assert
techmap
-
D LUT_WIDTH
=
6
-
map
+/
gate2lut
.
v
design
-
load postopt
select
-
assert
-
count
0
t
:*
t
:
$lut
%
d
