Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
yosys
/
ab98f2dccf52a1bba396fe313ea0670603dc45ca
/
.
/
tests
/
arch
/
xilinx
/
mul.v
blob: d5b48b1d7721790eeb2028641875cdf0115a2b0b [
file
]
module
top
(
input
[
5
:
0
]
x
,
input
[
5
:
0
]
y
,
output
[
11
:
0
]
A
,
);
assign A
=
x
*
y
;
endmodule