Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
yosys
/
ab98f2dccf52a1bba396fe313ea0670603dc45ca
/
.
/
tests
/
arch
/
xilinx
/
tribuf.v
blob: c6446825342680e9b587ad1453b53aad4cbff0a4 [
file
]
module
tristate
(
en
,
i
,
o
);
input en
;
input i
;
output reg o
;
always
@(
en
or
i
)
o
<=
(
en
)?
i
:
1
'bZ;
endmodule